Notice of References Cited	Application/Control No. 10/029,476	Applicant(s)/Patent Under Reexamination LAMPAERT ET AL.	
	Examiner Leigh Marie Garbowski	Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
*	U	J.D. CONWAY et al., "An Automatic Layout Generator for Analog Circuits," 1992 IEEE, pages 513-519.
*	V	M. DESSOUKY et al., "Layout-Oriented Synthesis of High Performance Analog Circuits," ACM 2000, pages 53-57.
*	W	J.A. PRIETO et al., "A Performance-Driven Placement Algorithm with Simultaneous Place&Route Optimization for Analog IC's," 1997 IEEE, pages 389-394.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.